



Please type and sign (+) in this box → ☒

PTO/SB/08A (10-96)

Approved for use through 10/31/99 OMB 0651-0031

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO <b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b> (use as many sheets as necessary)				Complete if Known	
				Application Number	10/045,055
				Filing Date	January 15, 2002
				First Named Inventor	Benoudiz
				Group Art Unit	2133
				Examiner Name	
Sheet	1	of	1	Attorney Docket Number	24773 Previously V02/16

U.S. PATENT DOCUMENTS						
Examiners Initials	Cite No. <sup>1</sup>	U.S. Patent Document		Name of Patentee or Applicant of Cited Document	Date of Publication of Cited Document MM-DD-YYYY	Pages, columns, lines, Where Relevant Passages or Relevant Figures Appear
		Number	Kind Code <sup>2</sup> (if known)			
OK	AA	4,937,765		Shupe et al	06-26-1990	
OK	AB	5,202,889		Aharon et al	04-13-1993	
OK	AC	5,633,812		Allen et al	05-27-1997	
OK	AD	5,844,909		Wakui	12-01-1998	
OK	AE	6,044,214		Kimura et al	03-28-2000	
OK	AF	6,059,451		Scott et al	05-09-2000	

OTHER PRIOR ART – NON PATENT LITERATURE DOCUMENTS			
Examiner Initials	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial symposium, catalog, etc.) date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>2</sup>
OK	AG	Benjamin et al, A Study in Coverage-Driven Test Generation, DAC, 1999, pp. 970 – 975	
OK	AH	Debany Jr. et al, Design Verification Using Logic Tests, IEEE, 1992, pp. 17 – 24	
OK	AI	Moundanos, et al., Abstraction Techniques for Validation Coverage Analysis and Test Generation, IEEE Transactions on Computers, Vol. 47, No. 1, January 1998, pp. 2 – 14	
OK	AJ	Piowowski, Coverage Measurement Experience During Function Test, IEEE Proc. 15 <sup>th</sup> Int. Conf. Software Engineering, 1993, pp 287 – 301	
OK	AK	Greggain et al, Fault Grading, A Measure of Logic Simulation Integrity, Proc. 2 <sup>nd</sup> Annual IEEE ASIC Seminar and Exhibit, 1989, pp 9-2.1 – 9-2.4	
OK	AL	Sneed, State Coverage of Embedded Realtime Programs, Proc. 2 <sup>nd</sup> Workshop on Software Testing, Verification & Analysis, 1988, pp 245	

Examiner Signature	Chuck Kendall	Date Considered	10/26/02
-----------------------	---------------	--------------------	----------

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Unique citation designation number. <sup>2</sup> See attached Kinds of U.S. Patent Documents. <sup>3</sup> Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>4</sup> For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. <sup>5</sup> Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. <sup>6</sup> Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

BEST AVAILABLE COPY